



## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
 United States Patent and Trademark Office  
 Address: COMMISSIONER FOR PATENTS  
 P.O. Box 1450  
 Alexandria, Virginia 22313-1450  
 www.uspto.gov

## BIB DATA SHEET

CONFIRMATION NO. 1696

SERIAL NUMBER	FILING or 371(c) DATE	CLASS	GROUP ART UNIT	ATTORNEY DOCKET NO.		
10/534,962	05/16/2005	<del>029</del> 174	2841	033036.088		
<b>RULE</b>						
<b>APPLICANTS</b> Masayoshi Kondo, Akita, JAPAN; Masaaki Kato, Akita, JAPAN; Toshiaki Chuma, Akita, JAPAN; Satoru Nakao, Akita, JAPAN; Kentaro Fujiura, Akita, JAPAN;						
<b>** CONTINUING DATA *****</b> This application is a 371 of PCT/JP03/14741 11/19/2003						
<b>** FOREIGN APPLICATIONS *****</b> JAPAN 2002-344568 11/27/2002						
<b>** IF REQUIRED, FOREIGN FILING LICENSE GRANTED **</b> 03/24/2006						
Foreign Priority claimed <input checked="" type="checkbox"/> Yes <input type="checkbox"/> No	35 USC 119(a-d) conditions met <input checked="" type="checkbox"/> Yes <input type="checkbox"/> No	<input type="checkbox"/> Met after Allowance	<b>STATE OR COUNTRY</b>	<b>SHEETS DRAWINGS</b>	<b>TOTAL CLAIMS</b>	<b>INDEPENDENT CLAIMS</b>
Verified and /ISHWARBHAI B PATEL/			JAPAN	5	<del>32</del> 7	<del>5</del> 1
Acknowledged	Examiner's Signature	Initials				
<b>ADDRESS</b> SMITH, GAMBRELL & RUSSELL SUITE 3100, PROMENADE II 1230 PEACHTREE STREET, N.E. ATLANTA, GA 30309-3592 UNITED STATES						
<b>TITLE</b> Circuit board, multi-layer wiring boards, method of producing circuit boards and method of producing multilayer wiring boards						
<b>FILING FEE RECEIVED</b> 1900	FEES: Authority has been given in Paper No. _____ to charge/credit DEPOSIT ACCOUNT No. _____ for following:		<input type="checkbox"/> All Fees			
			<input type="checkbox"/> 1.16 Fees (Filing)			
			<input type="checkbox"/> 1.17 Fees (Processing Ext. of time)			
			<input type="checkbox"/> 1.18 Fees (Issue)			
			<input type="checkbox"/> Other _____			
			<input type="checkbox"/> Credit			